


Group 16
11411133 11411142 11411172


1. 請用半加法器模組建立一個全加器 (電路圖、波形圖)






2. 請用全加器模組建立一個3位元加法器 (電路圖、波形圖)







3.請用3位元加法器模組 建立一個6位元 carry select adder，並用time simulator 比較傳統加法器跟CSA在時脈上差異。電路圖、波形圖)


RCA:





CSA:





Timing Simulation的時脈可以看到，同樣輸入下，CSA比RCA更接近400ns就有輸出了